您的位置：EEWORLD大学堂 / 设计工具/EDA / Digital VLSI Design (RTL to GDS) / 5b_ Timing Constraints

Bar-Ilan University 83-612: Digital VLSI Design

In this course, I cover the basics of Chip Implementation, from designing the logic (RTL) to providing a layout ready for fabrication (GDS).

Lecture slides can be found on the EnICS Labs web site at: 
https://enicslabs.com/academic-courses/dvd-english/