logo 大学堂

超大规模集成电路CADI-理论

集成电路 共30课时 8小时12分41秒
简介

A modern VLSI chip has a zillion parts -- logic, control, memory, interconnect, etc.  How do we design these complex chips?  Answer: CAD software tools.  Learn how to build thesA modern VLSI chip is a remarkably complex beast:  billions of transistors, millions of logic gates deployed for computation and control, big blocks of memory, embedded blocks of pre-designed functions designed by third parties (called “intellectual property” or IP blocks).  How do people manage to design these complicated chips?  Answer: a sequence of computer aided design (CAD) tools takes an abstract description of the chip, and refines it step-wise to a final design. This class focuses on the major design tools used in the creation of an Application Specific Integrated Circuit (ASIC) or System on Chip (SoC) design. Our focus in this first part of the course is on key Boolean logic representations that make it possible to synthesize, and to verify, the gate-level logic in these designs.  This is the first step of the design chain, as we move from logic to layout.    Our goal is for students to understand how the tools themselves work, at the level of their fundamental algorithms and data structures. Topics covered will include: Computational Boolean algebra, logic verification, and logic synthesis (2-level and multi-level).

Recommended Background

Programming experience (C, C++, Java, Python, etc.) and basic knowledge of data structures and algorithms (especially recursive algorithms).  An understanding of basic digital design:  Boolean algebra, Kmaps, gates and flip flops, finite state machine design.  Linear algebra and calculus at the level of a junior or senior in engineering.  Exposure to basic VLSI at an undergraduate level is nice -- but it’s not necessary.  We will keep the course self-contained, but students with some VLSI will be able to skip some background material.e tools in this class.

人们如何设计这些复杂的芯片?答:一系列计算机辅助设计(CAD)工具对芯片进行抽象描述,并逐步细化到最终设计。本课程主要介绍在建立特定应用集成电路(ASIC)或系统芯片(SoC)设计时所使用的主要设计工具。

课程目录
展开全部

猜您喜欢

推荐帖子

ucosii信号量问题 求高手支招!
以下是我修改的程序,在mytask中添加了一个延时,我认为应该先显示mytask calling fun(),然后过8s之后再显示youtask calling fun(),可是实际上是,显示mytask calling fun()之后紧接着显示八个youtask calling fun()然后是mytask callingfun()请问这是为什么呢?#include "INCLUDES.h"#d
jwsmart 实时操作系统RTOS
launchpad_28377s出,150包邮!
因为买了28379D,现在出28377S,请放心上月新买的!有需要的感觉价格能接受的请联系我,嘿嘿?!
54chenjq 淘e淘
【藏书阁】阻抗测量手册第2版
目录:第一章、阻抗测试基础第二章、阻抗测试仪器第三章、夹具和电缆第四章、测量误差和补偿第五章、阻抗测量应用和增强
wzt 测试/测量
串口TTL电平异常
平台:s3c2440 + wince5.0同一块PCB板上使用UART1与单片机的UART相连,3线制,TTL,都是3.3v供电现象:(1)CE中使用串口调试器从UART1发送指令1,通信正常,使用示波器查看信号,信号幅值为3.3v;(2)发完指令1后,发送指令2,CE串口调试器没收到数据,用示波器查看,串口有发送数据,单片机也有回送数据,但是信号幅值只有750mv,没达到TTL电平要求,所以数据
laobushi 嵌入式系统
WINCE中微软自带的连接程序与自己写的连接程序是否会有冲突?
微软自带的程序是否就是一个NetUI.dll?都用了WZC的NDSIO的消息循环,是否会存在抢消息的问题?是不是把NetUI.dll去掉,就不会有微软自带的程序了?
chen13770960 嵌入式系统
MSP432的NVIC中断设置允许寄存器的复制问题
在TI给出的MSP432例程里面看到对寄存器 “NVIC_ISER0” 是这么赋值的:NVIC_ISER0 = 1 << ((INT_TA0_N - 16) & 31);搞不懂为什么要这么写;NVIC_ISER0寄存器是0到31号中断的允许位,相应的位置1就会允许对应的中断,INT_TA0_N的中断号是25号,把bit-25置1是不是就可以了呀?
TWENLONG 微控制器 MCU
推荐内容

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版 版权声明

站点相关: 汽车电子 智能硬件

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2025 EEWORLD.com.cn, Inc. All rights reserved