• 本课程为精品课,您可以登录eeworld继续观看:
  • Mulitlevel Logic and Divisor Extraction—Single Cube Case
  • 登录
课程介绍
相关标签: 集成电路
A modern VLSI chip has a zillion parts -- logic, control, memory, interconnect, etc.  How do we design these complex chips?  Answer: CAD software tools.  Learn how to build thesA modern VLSI chip is a remarkably complex beast:  billions of transistors, millions of logic gates deployed for computation and control, big blocks of memory, embedded blocks of pre-designed functions designed by third parties (called “intellectual property” or IP blocks).  How do people manage to design these complicated chips?  Answer: a sequence of computer aided design (CAD) tools takes an abstract description of the chip, and refines it step-wise to a final design. This class focuses on the major design tools used in the creation of an Application Specific Integrated Circuit (ASIC) or System on Chip (SoC) design. Our focus in this first part of the course is on key Boolean logic representations that make it possible to synthesize, and to verify, the gate-level logic in these designs.  This is the first step of the design chain, as we move from logic to layout.    Our goal is for students to understand how the tools themselves work, at the level of their fundamental algorithms and data structures. Topics covered will include: Computational Boolean algebra, logic verification, and logic synthesis (2-level and multi-level).

Recommended Background

Programming experience (C, C++, Java, Python, etc.) and basic knowledge of data structures and algorithms (especially recursive algorithms).  An understanding of basic digital design:  Boolean algebra, Kmaps, gates and flip flops, finite state machine design.  Linear algebra and calculus at the level of a junior or senior in engineering.  Exposure to basic VLSI at an undergraduate level is nice -- but it’s not necessary.  We will keep the course self-contained, but students with some VLSI will be able to skip some background material.e tools in this class.

人们如何设计这些复杂的芯片?答:一系列计算机辅助设计(CAD)工具对芯片进行抽象描述,并逐步细化到最终设计。本课程主要介绍在建立特定应用集成电路(ASIC)或系统芯片(SoC)设计时所使用的主要设计工具。

显示全部 ↓
推荐视频

    用户评论

    暂时无评论

    猜您喜欢

    推荐帖子

    谁在玩WINCE60?发个ARMV4I版本的RIL。DLL给我啊,我的WINCE60找不到这个文件,大家帮帮忙!
    谁在玩WINCE60?发个ARMV4I版本的RIL。DLL给我啊,我的WINCE60找不到这个文件,大家帮帮忙!QQ:392325349;MSN:xqhrs232@hotmail.com;email---xqhrs232@yahoo.com.cn
    挥落天使 嵌入式系统
    STM8S103的TIM1—CH1测量PWM输入信号问题
    STM8S103的TIM1—CH1测量PWM输入信号我完全按照官方参考手册RM0016的寄存器配置TIM1-CCMR1 = 0x01;//置TIM1_CCMR1寄存器的CC1S=01(选中TI1)TIM1-CCMR2 = 0x02;//置TIM1_CCMR2寄存器的CC2S=10(选中TI1FP2)TIM1-SMCR = 0x54;/*选择有效的触发输入信号:置TIM1_SMCR寄存器中的TS=1
    heeroz stm32/stm8
    MSP430系列单片机实用C语言程序设计 张 晞 王德银 张 晨 编著
    MSP430系列单片机实用C语言程序设计张 晞 王德银 张 晨 编著人 民 邮 电 出 版 社PDF原版书籍,不是那种低质量的扫描书籍非常好的430学习书籍[[i] 本帖最后由 834629744 于 2013-7-31 12:26 编辑 [/i]]
    834629744 微控制器 MCU
    今天上午10:00 有奖直播:ADI在中国能源互联网应用中的技术及产品
    今天上午10:00 有奖直播:ADI在中国能源互联网应用中的技术及产品点击进入直播直播时间:1月8日上午10:00-11:30直播主题:ADI在中国能源互联网应用中的技术及产品直播介绍:ADI在中国能源互联网的应用中,有多个产品和技术适用,在本次直播中将要跟大家共同探讨如下内容:- ADI跟踪中国能源互联网的需求与变化;- ADI针对坚强的智能电网提供的信号链;- 泛在电力物联网对智能感知的需求及
    EEWORLD社区 综合技术交流
    IAR在debug时出现The stack pointer for stack 'C Stack' 错误,请教各位指点。
    Thu May 31 10:14:50 2012: The stack pointer for stack 'C Stack' (currently Page0: 0x00) is outside the stack range (Page0: 0x20 to Page0: 0xA0)
    lhq020309 FPGA/CPLD

    推荐内容

    可能感兴趣器件

    EEWorld订阅号

    EEWorld服务号

    汽车开发圈

    About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版 版权声明

    站点相关: 汽车电子 智能硬件

    北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

    电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2025 EEWORLD.com.cn, Inc. All rights reserved