• 本课程为精品课,您可以登录eeworld继续观看:
  • Computational Boolean Algebra_ Recursive Tautology—URP Implementation
  • 登录
课程介绍
相关标签: 集成电路
A modern VLSI chip has a zillion parts -- logic, control, memory, interconnect, etc.  How do we design these complex chips?  Answer: CAD software tools.  Learn how to build thesA modern VLSI chip is a remarkably complex beast:  billions of transistors, millions of logic gates deployed for computation and control, big blocks of memory, embedded blocks of pre-designed functions designed by third parties (called “intellectual property” or IP blocks).  How do people manage to design these complicated chips?  Answer: a sequence of computer aided design (CAD) tools takes an abstract description of the chip, and refines it step-wise to a final design. This class focuses on the major design tools used in the creation of an Application Specific Integrated Circuit (ASIC) or System on Chip (SoC) design. Our focus in this first part of the course is on key Boolean logic representations that make it possible to synthesize, and to verify, the gate-level logic in these designs.  This is the first step of the design chain, as we move from logic to layout.    Our goal is for students to understand how the tools themselves work, at the level of their fundamental algorithms and data structures. Topics covered will include: Computational Boolean algebra, logic verification, and logic synthesis (2-level and multi-level).

Recommended Background

Programming experience (C, C++, Java, Python, etc.) and basic knowledge of data structures and algorithms (especially recursive algorithms).  An understanding of basic digital design:  Boolean algebra, Kmaps, gates and flip flops, finite state machine design.  Linear algebra and calculus at the level of a junior or senior in engineering.  Exposure to basic VLSI at an undergraduate level is nice -- but it’s not necessary.  We will keep the course self-contained, but students with some VLSI will be able to skip some background material.e tools in this class.

人们如何设计这些复杂的芯片?答:一系列计算机辅助设计(CAD)工具对芯片进行抽象描述,并逐步细化到最终设计。本课程主要介绍在建立特定应用集成电路(ASIC)或系统芯片(SoC)设计时所使用的主要设计工具。

显示全部 ↓
推荐视频

    用户评论

    暂时无评论

    猜您喜欢

    推荐帖子

    具体谈谈中国LED和国外LED封装的差异之五---封装工艺差异
    LED封装工艺同样是非常重要的环节。例如固晶机的胶量控制,焊线机的焊线温度和压力,烤箱的温度、时间及温度曲线,封胶机的气泡和卡位管控等等,均是重点工艺控制点。即使是芯片质量好、辅材匹配好、设计优异、设备精度高,如果是工艺不正确或管控不严,就会最终影响LED的可靠性、衰减、光学特性等。 随着中国LED封装企业这几年的快速发展,LED封装工艺已经上升到一个较好的水平,尤其是一些高端需求如大型LED显示
    探路者 LED专区
    PCB下元器件重叠放置
    这里指的是同层元件重叠,即在大的器件下放置小的器件;虽然程序设计规则默认同层元件重叠是错误的,但是在实际设计中,同层元件重叠却经常使用。以Altium Designer9.0为例:不过好像规则里并没有相应的设置,让重叠元件不显示绿色。一般是这样处理,Tools(工具)-Designer Rule Check(设计规则检查),在出现的对话框中,切换到Placement(布置)页面,取消Compone
    regove 分立器件
    上次EDN网上研讨会的奖品是否已发出?
    网站上说最晚2月28日发出,为何我还没收到奖品呢?不知道其他人收到了否?
    daviu1234 stm32/stm8
    基于MapX的GIS动态操作与实现
    分析了GIS和MapX的基本技术,提出了GIS信息显示系统中地图对象动态添加、删除以及地图整体显示效果适时变化的实现方法。结合基于MapX的电力网络配置显示系统来说明这些技术。
    fighting 嵌入式系统
    msp430操作t5557
    谁能给个分立元件的原理图,谢谢
    liangjizeng 微控制器 MCU
    LPCXpress-cn学习版用MLink 下载程序后显示 fail to load flash loader
    如下图,用的IDE是 iar ewarm 6.10.1
    francescoli NXP MCU

    推荐内容

    可能感兴趣器件

    EEWorld订阅号

    EEWorld服务号

    汽车开发圈

    About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版 版权声明

    站点相关: 汽车电子 智能硬件

    北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

    电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2023 EEWORLD.com.cn, Inc. All rights reserved