• 本课程为精品课,您可以登录eeworld继续观看:
  • Multilevel Logic—Observability Don’t Cares
  • 登录
课程介绍
相关标签: 集成电路
A modern VLSI chip has a zillion parts -- logic, control, memory, interconnect, etc.  How do we design these complex chips?  Answer: CAD software tools.  Learn how to build thesA modern VLSI chip is a remarkably complex beast:  billions of transistors, millions of logic gates deployed for computation and control, big blocks of memory, embedded blocks of pre-designed functions designed by third parties (called “intellectual property” or IP blocks).  How do people manage to design these complicated chips?  Answer: a sequence of computer aided design (CAD) tools takes an abstract description of the chip, and refines it step-wise to a final design. This class focuses on the major design tools used in the creation of an Application Specific Integrated Circuit (ASIC) or System on Chip (SoC) design. Our focus in this first part of the course is on key Boolean logic representations that make it possible to synthesize, and to verify, the gate-level logic in these designs.  This is the first step of the design chain, as we move from logic to layout.    Our goal is for students to understand how the tools themselves work, at the level of their fundamental algorithms and data structures. Topics covered will include: Computational Boolean algebra, logic verification, and logic synthesis (2-level and multi-level).

Recommended Background

Programming experience (C, C++, Java, Python, etc.) and basic knowledge of data structures and algorithms (especially recursive algorithms).  An understanding of basic digital design:  Boolean algebra, Kmaps, gates and flip flops, finite state machine design.  Linear algebra and calculus at the level of a junior or senior in engineering.  Exposure to basic VLSI at an undergraduate level is nice -- but it’s not necessary.  We will keep the course self-contained, but students with some VLSI will be able to skip some background material.e tools in this class.

人们如何设计这些复杂的芯片?答:一系列计算机辅助设计(CAD)工具对芯片进行抽象描述,并逐步细化到最终设计。本课程主要介绍在建立特定应用集成电路(ASIC)或系统芯片(SoC)设计时所使用的主要设计工具。

显示全部 ↓
推荐视频

    猜您喜欢

    推荐帖子

    求助一个vga显示波形的问题
    我现在有套系统,FPGA 驱动AD采样,采样结果想通过VGA来显示出波形,我的做法是将ad结果存入fpga内部DPRAM中(注:没有外扩sdram)。然后让vga从DPRAM中读出数据显示。ad是12位的,我每次采样420个点,想在800*600中间的420*400区域中来显示。我的想法是列地址对应420个采样值的位置,行地址对应采样值。比如我第一个采样点采样值是300,我应该在列地址为0,行地址
    ruiheziyan FPGA/CPLD
    NI 最新震撼级超神秘产品揭晓:VirtualBench——新生代五合一仪器震撼登场
    [color=rgb(0,0,0)][backcolor=rgb(255, 255, 255)][size=4]还记得NI免费预约活动提到的神秘的震撼级仪器?[/size][/backcolor][/color][size=4]它叫 VirtualBench,[color=#2e8b57]五合一[/color]仪器,它出来啦![/size][color=blue][b]产品的更多信息:[/b][/
    nmg 测试/测量
    诚聘硬件工程师
    猎头职位【广州】岗位职责:1、负责新项目/技改项目硬件设计工作;负责项目研发中硬件设计部门的进度及质量;2、负责器件选型;负责产品生产样品制作过程中相关问题的处理;3、负责特殊供货产品硬件设计工作和对外硬件技术支持工作。任职资格:1、本科及以上学历,电子相关专业,5年以上硬件设计经验,有汽车电子产品开发经验、或PCB-LAYOUT经验的优先;2、熟练掌握数字或模拟电路设计,具有很强的硬件EMC抗干
    ff318421749 求职招聘
    完整德州仪器高性能模拟器在大学生创新设计中的应用
    希望有人能用到~~~:)
    wangdj1107 微控制器 MCU
    DirectDraw问题
    1>.\YX_GPS\port\c\yu_port_gui.c(79) : error C2039: 'Release' : is not a member of 'IDirectDrawSurface'1>D:\Program Files\Windows CE Tools\wce500\STANDARDSDK_500\include\ARMV4I\ddraw.h(1172) : see decl
    sdlrf123 嵌入式系统
    MSP430FR5969 远程升级
    基于1、片外EEPROM(片内flash够大也可使用片内)2、射频通信3、上位机软件(传输升级文件)总结点:1、程序运行总是从复位中断向量开始寻址入口执行,中断向量就是保存每个中断触发满足后的中断函数的入口地址的存储单元。根据数据手册上诉说The interrupt vectors are located in the address range 0FFFFh to 0FF80h, for a m
    火辣西米秀 微控制器 MCU

    推荐内容

    可能感兴趣器件

    完成课时学习+分/次

    EEWorld订阅号

    EEWorld服务号

    汽车开发圈

    About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版 版权声明

    站点相关: 汽车电子 智能硬件

    北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

    电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2025 EEWORLD.com.cn, Inc. All rights reserved