• 本课程为精品课,您可以登录eeworld继续观看:
  • Multilevel Logic—Observability Don’t Cares
  • 登录
课程介绍
相关标签: 集成电路
A modern VLSI chip has a zillion parts -- logic, control, memory, interconnect, etc.  How do we design these complex chips?  Answer: CAD software tools.  Learn how to build thesA modern VLSI chip is a remarkably complex beast:  billions of transistors, millions of logic gates deployed for computation and control, big blocks of memory, embedded blocks of pre-designed functions designed by third parties (called “intellectual property” or IP blocks).  How do people manage to design these complicated chips?  Answer: a sequence of computer aided design (CAD) tools takes an abstract description of the chip, and refines it step-wise to a final design. This class focuses on the major design tools used in the creation of an Application Specific Integrated Circuit (ASIC) or System on Chip (SoC) design. Our focus in this first part of the course is on key Boolean logic representations that make it possible to synthesize, and to verify, the gate-level logic in these designs.  This is the first step of the design chain, as we move from logic to layout.    Our goal is for students to understand how the tools themselves work, at the level of their fundamental algorithms and data structures. Topics covered will include: Computational Boolean algebra, logic verification, and logic synthesis (2-level and multi-level).

Recommended Background

Programming experience (C, C++, Java, Python, etc.) and basic knowledge of data structures and algorithms (especially recursive algorithms).  An understanding of basic digital design:  Boolean algebra, Kmaps, gates and flip flops, finite state machine design.  Linear algebra and calculus at the level of a junior or senior in engineering.  Exposure to basic VLSI at an undergraduate level is nice -- but it’s not necessary.  We will keep the course self-contained, but students with some VLSI will be able to skip some background material.e tools in this class.

人们如何设计这些复杂的芯片?答:一系列计算机辅助设计(CAD)工具对芯片进行抽象描述,并逐步细化到最终设计。本课程主要介绍在建立特定应用集成电路(ASIC)或系统芯片(SoC)设计时所使用的主要设计工具。

显示全部 ↓
推荐视频

    猜您喜欢

    推荐帖子

    多链路技术和大频谱增益将推动 Wi-Fi 7
    即使企业继续转向 Wi-Fi 6,标准机构和贡献者公司仍在努力创建 Wi-Fi 7 或 802.11be,这是下一代 Wi-Fi 技术,承诺比最新的 Wi-Fi 技术更强大。未经许可的无线技术。专注于高效频谱使用的新技术以及最近 FCC 决定为 Wi-Fi 提供大量可用电波的新技术将在某些配置下推动 Wi-Fi 7 的峰值吞吐量高达 40Gbit/s。Dorothy Stanley 是 IEEE
    兰博 无线连接
    关于DS1302和TLV5618,求高手指导!!!
    我是新手,最近做个函数信号发生器,需要产生各种波形,还有个就是做个闹钟,我用的是DS1302,TLV5618和数码管。DS1302在PROTEUS上面仿真能运行,但是在实物上面就不能实现,数码管数字不变,不知道什么原因,希望高手帮忙看下,谢谢,#include AT89X51.H#include intrins.h#include math.h#define uchar unsigned char
    liucome199 51单片机
    飞思卡尔智能小车(CCD)
    飞思卡尔智能小车(CCD)含三个相关PDF资料~
    lianrusong 单片机
    请问高手TL704cn的引脚图
    除引脚图外,还想请问下TL704cn与LM304之类的区别谢谢:)
    marls 模拟电子
    LCD AND TOUCH BOOSTERPACK"量产"4个
    [size=4][color=#ff0000]一共四块屏,所以焊接了四块出来,000号是我第一次试水的那块,限流电阻为510欧姆,所以背光暗一些;001、002、003限流电阻为330欧姆,背光要亮一些。始祖0号:[/color][/size][size=4][color=#ff0000]1号屏:2号屏:3号屏:[/color][/size][size=4][color=#ff0000]苦力活做完
    wstt 微控制器 MCU
    请问针对嵌入式的在linux平台上运行的clips到哪下载啊!
    请大虾指点一下啊!我现在在做有关专家系统的东西。先在此谢过了:)
    double.chen Linux开发

    推荐内容

    可能感兴趣器件

    完成课时学习+分/次

    EEWorld订阅号

    EEWorld服务号

    汽车开发圈

    About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版 版权声明

    站点相关: 汽车电子 智能硬件

    北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

    电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2025 EEWORLD.com.cn, Inc. All rights reserved