• 本课程为精品课,您可以登录eeworld继续观看:
  • Multilevel Logic—Observability Don’t Cares
  • 登录
课程介绍
相关标签: 集成电路
A modern VLSI chip has a zillion parts -- logic, control, memory, interconnect, etc.  How do we design these complex chips?  Answer: CAD software tools.  Learn how to build thesA modern VLSI chip is a remarkably complex beast:  billions of transistors, millions of logic gates deployed for computation and control, big blocks of memory, embedded blocks of pre-designed functions designed by third parties (called “intellectual property” or IP blocks).  How do people manage to design these complicated chips?  Answer: a sequence of computer aided design (CAD) tools takes an abstract description of the chip, and refines it step-wise to a final design. This class focuses on the major design tools used in the creation of an Application Specific Integrated Circuit (ASIC) or System on Chip (SoC) design. Our focus in this first part of the course is on key Boolean logic representations that make it possible to synthesize, and to verify, the gate-level logic in these designs.  This is the first step of the design chain, as we move from logic to layout.    Our goal is for students to understand how the tools themselves work, at the level of their fundamental algorithms and data structures. Topics covered will include: Computational Boolean algebra, logic verification, and logic synthesis (2-level and multi-level).

Recommended Background

Programming experience (C, C++, Java, Python, etc.) and basic knowledge of data structures and algorithms (especially recursive algorithms).  An understanding of basic digital design:  Boolean algebra, Kmaps, gates and flip flops, finite state machine design.  Linear algebra and calculus at the level of a junior or senior in engineering.  Exposure to basic VLSI at an undergraduate level is nice -- but it’s not necessary.  We will keep the course self-contained, but students with some VLSI will be able to skip some background material.e tools in this class.

人们如何设计这些复杂的芯片?答:一系列计算机辅助设计(CAD)工具对芯片进行抽象描述,并逐步细化到最终设计。本课程主要介绍在建立特定应用集成电路(ASIC)或系统芯片(SoC)设计时所使用的主要设计工具。

显示全部 ↓
推荐视频

    猜您喜欢

    推荐帖子

    msp430g2553TACCTL0无法进入中断
    使用launchpad捕获外部脉冲;TACTL做定时时钟,TACCTL0捕获脉冲;但捕获中断始终进不去,外部脉冲由信号发生器提供1K的信号,下面是程序,大家帮我参考下:#includeunsignedint Cap_Tar;unsignedint Cap_First;unsignedint Cap_Last;unsignedint time;unsignedint pulse;unsignedin
    断桥 微控制器 MCU
    QUARTUS 仿真时又遇到的警告应该怎么处理,求大侠继续求解~~~~
    1.Warning: Can't display state machine states -- register holding state machine bit "|times|t_state.t0" was synthesized away2.警告:忽略节点矢量的源文件中。不能找到相应的节点名称”count1[3]”在设计之中。count1是定义的输出变量....
    wangdj1107 FPGA/CPLD
    招聘WinCE嵌入式工程师,硬件工程师
    本公司为新成立的公司,有了强大的市场,现缺乏一批有经验和激情的有创业精神的技术人员加盟。我们将给开发人员极大的自由发挥空间。深圳市数讯新通通信有限公司“ShuXun XinTong Communication Equipment Co.,Ltd.”位于我国广东深圳市,从事数字广播通信设备与终端接收设备研发与生产的高新技术企业。公司网站:www.xtce.com.cn,您可以登录我们的网站了解详情.
    richpowerHK 嵌入式系统
    Verilog 中的系统任务
    花了好长时间去看系统任务 但是有一事不明,就是在用quartus 进行仿真的时候 系统任务起到什么作用 可否将程序中的系统任务注释掉 请大侠点亮灯明路!
    wall_e FPGA/CPLD
    开关电源的软起动电路
    开关电源的软起动电路开关电源的输入电路大都采用整流加电容滤波电路。在输入电路合闸瞬间,由于电容器上的初始电压为零会形成很大的瞬时冲击电流(如图1所示),特别是大功率开关电源,其输入采用较大容量的滤波电容器,其冲击电流可达100A以上。在电源接通瞬间如此大的冲击电流幅值,往往会导致输入熔断器烧断,有时甚至将合闸开关的触点烧坏,轻者也会使空气开关合不上闸,上述原因均会造成开关电源无法正常投入。为此几乎
    zbz0529 电源技术
    winpcap for wince
    有谁解决没解决winpcap for wince的"Windows CE failed to load the packet capture driver"问题啊?
    greenmilan 嵌入式系统

    推荐内容

    可能感兴趣器件

    完成课时学习+分/次

     
    EEWorld订阅号

     
    EEWorld服务号

     
    汽车开发圈

     
    机器人开发圈

    About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版 版权声明

    站点相关: 汽车电子 智能硬件

    北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

    电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2025 EEWORLD.com.cn, Inc. All rights reserved