• 本课程为精品课,您可以登录eeworld继续观看:
  • Using SAT for Logic
  • 登录
课程介绍
相关标签: 集成电路
A modern VLSI chip has a zillion parts -- logic, control, memory, interconnect, etc.  How do we design these complex chips?  Answer: CAD software tools.  Learn how to build thesA modern VLSI chip is a remarkably complex beast:  billions of transistors, millions of logic gates deployed for computation and control, big blocks of memory, embedded blocks of pre-designed functions designed by third parties (called “intellectual property” or IP blocks).  How do people manage to design these complicated chips?  Answer: a sequence of computer aided design (CAD) tools takes an abstract description of the chip, and refines it step-wise to a final design. This class focuses on the major design tools used in the creation of an Application Specific Integrated Circuit (ASIC) or System on Chip (SoC) design. Our focus in this first part of the course is on key Boolean logic representations that make it possible to synthesize, and to verify, the gate-level logic in these designs.  This is the first step of the design chain, as we move from logic to layout.    Our goal is for students to understand how the tools themselves work, at the level of their fundamental algorithms and data structures. Topics covered will include: Computational Boolean algebra, logic verification, and logic synthesis (2-level and multi-level).

Recommended Background

Programming experience (C, C++, Java, Python, etc.) and basic knowledge of data structures and algorithms (especially recursive algorithms).  An understanding of basic digital design:  Boolean algebra, Kmaps, gates and flip flops, finite state machine design.  Linear algebra and calculus at the level of a junior or senior in engineering.  Exposure to basic VLSI at an undergraduate level is nice -- but it’s not necessary.  We will keep the course self-contained, but students with some VLSI will be able to skip some background material.e tools in this class.

人们如何设计这些复杂的芯片?答:一系列计算机辅助设计(CAD)工具对芯片进行抽象描述,并逐步细化到最终设计。本课程主要介绍在建立特定应用集成电路(ASIC)或系统芯片(SoC)设计时所使用的主要设计工具。

显示全部 ↓
推荐视频

    用户评论

    暂时无评论

    猜您喜欢

    推荐帖子

    请各位前辈指导:configure glad3-3.4.1时报错
    我想用DirectFB开发,在安装完libXML2-2.4.1后,安装3-glad3.4.1,解压后,configure时,报错:checking for XML::Parser... configure: error: XML::Parser perl module is required for intltool请各位前辈给指导一下,先谢了。
    zhouhongsen 嵌入式系统
    2015年1月版主芯币奖励公告
    [font=微软雅黑][size=4]根据EEWORLD版主规则及版主操作手册[/size][/font][align=left][url=https://bbs.eeworld.com.cn/thread-370268-1-1.html][font=微软雅黑][size=4][color=#0066cc]https://bbs.eeworld.com.cn/thread-370268-1-1.h
    eric_wang 为我们提建议&公告
    OpenNETCF.Desktop.Communication.dll 为什么不让添加引用?(C#)
    如题,我没办法对OpenNETCF.Desktop.Communication.dll添加引用WHY?
    zhuwei883 嵌入式系统
    讨论:新冠能否成就5G、wifi6技术相关的企业呢?赠5-20芯积分!
    新冠疫情是一只黑天鹅,意料之外的突袭了整个中国。 今天我们不去谈那些奔赴一线的医护人员,也不去谈那些奔走在社区的各类社会力量,诚然他们都是值得感动的话题。 今天我们看到学生老师在线上上课了,钉钉火了,企业在线办公,公司在线视频会议,等等 各类线上活动如火如荼展开。 移动和线上再一次引爆了网络技术的需求。提供更高网络速度的5G技术,wifi6技术,能否在移动视频,移动办工,远程教育等领域取得不俗战绩
    EEWORLD社区 无线连接
    这样是不是装好了???正版菜鸟
    首先感谢http://www.rtoslab.net/upload/2008/1/在VMWare上安装VxWorks操作系统(原创视频).swf 此视频的作者。按照网上教程结合视频安装完了。。。。但是有一个疑惑啊?!!!教程里面装好后,有Welcome to VxWorks提示,我的却没有啊??这样是不是表示没有装好,或者表示没有什么影响啊请看下图:
    cbl_rfid 嵌入式系统
    一个非常奇怪的堆栈溢出的问题(IAR MSP430)
    现象: 1、刚把程序载进去,还没运行,堆栈就快满了 刚刚把程序下载进去,还没有运行,就提示堆栈快溢出了:Wed Apr 25 16:12:28 2012: The stack 'Stack' is filled to 99% (4992 bytes used out of 5000). The warning threshold is set to 90.%我尝试过:把栈设成2048,3000,4
    liangchaoxi 微控制器 MCU

    推荐内容

    可能感兴趣器件

    EEWorld订阅号

    EEWorld服务号

    汽车开发圈

    About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版 版权声明

    站点相关: 汽车电子 智能硬件

    北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

    电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2025 EEWORLD.com.cn, Inc. All rights reserved