• 本课程为精品课,您可以登录eeworld继续观看:
  • Multilevel Logic—Implicit Don’t Cares, Part 1
  • 登录
课程介绍
相关标签: 集成电路
A modern VLSI chip has a zillion parts -- logic, control, memory, interconnect, etc.  How do we design these complex chips?  Answer: CAD software tools.  Learn how to build thesA modern VLSI chip is a remarkably complex beast:  billions of transistors, millions of logic gates deployed for computation and control, big blocks of memory, embedded blocks of pre-designed functions designed by third parties (called “intellectual property” or IP blocks).  How do people manage to design these complicated chips?  Answer: a sequence of computer aided design (CAD) tools takes an abstract description of the chip, and refines it step-wise to a final design. This class focuses on the major design tools used in the creation of an Application Specific Integrated Circuit (ASIC) or System on Chip (SoC) design. Our focus in this first part of the course is on key Boolean logic representations that make it possible to synthesize, and to verify, the gate-level logic in these designs.  This is the first step of the design chain, as we move from logic to layout.    Our goal is for students to understand how the tools themselves work, at the level of their fundamental algorithms and data structures. Topics covered will include: Computational Boolean algebra, logic verification, and logic synthesis (2-level and multi-level).

Recommended Background

Programming experience (C, C++, Java, Python, etc.) and basic knowledge of data structures and algorithms (especially recursive algorithms).  An understanding of basic digital design:  Boolean algebra, Kmaps, gates and flip flops, finite state machine design.  Linear algebra and calculus at the level of a junior or senior in engineering.  Exposure to basic VLSI at an undergraduate level is nice -- but it’s not necessary.  We will keep the course self-contained, but students with some VLSI will be able to skip some background material.e tools in this class.

人们如何设计这些复杂的芯片?答:一系列计算机辅助设计(CAD)工具对芯片进行抽象描述,并逐步细化到最终设计。本课程主要介绍在建立特定应用集成电路(ASIC)或系统芯片(SoC)设计时所使用的主要设计工具。

显示全部 ↓
推荐视频

    猜您喜欢

    推荐帖子

    寻求合作:擅长wince平台的产品研发公司
    我司目前需求一款新产品,操作系统要求wince,基本功能包括上网,email,office等。如果贵司可以设计这方面的产品,请与我联系。哪位大侠知道有这样的公司,也请不吝赐教啊0512-68632568-612姚先生
    dflower 嵌入式系统
    (转)铜线电流计算
    [table=288][tr][td=4,1,288][align=center]1平方毫米铜线走8安培电流(高负荷算法)[/align][/td][/tr][tr][td=72]线直径[/td][td=72]根数[/td][td=72]截面积[/td][td=72]电流[/td][/tr][tr][td=72]0.07[/td][td=72]1[/td][td=72]0.004 [/td][td
    kevin.di 电源技术
    【设计工具】Altera改进FPGA设计工具性能
    Altera公司日前宣布其SOPC Builder工具新增性能进一步提高了FPGA设计人员的工作效率。以其新特性以及面向SOPC Builder的知识产权(IP)内核,设计人员采用PCI接口和DDR/DDR2外部存储器,可以迅速生成系统,进行引脚分配,提高设计集成度和重用性。做为系统生成工具的SOPC Builder,集成在Quartus II软件的所有版本中。Altera亚太区市场总监梁乐观评论
    hangsky FPGA/CPLD
    三个独立键盘的程序很好用哦、、
    #include#define key1 0x01#define key2 0x02#define key3 0x04#define key_1 0x01//定义返回键值1#define key_2 0x02//定义返回键值2#define key_3 0x04//定义返回键值3void key_process_0(void);void key_process_1(void);void key_p
    渴望那份坚持 微控制器 MCU
    问个MSP430读出的问题吧,谢谢啦。
    首次用MSP430开发器,教程一般总是讲如何烧录写入程序,如何仿真程序。我有一个MSP430成品板,内部已有程序,用430UIF仿真器和IAR软件如何把板子内部已有程序代码HEX读出来啊?可以吗?
    hkk603 微控制器 MCU
    招聘模拟版图设计工程师,base上海浦东
    招聘职位:模拟版图设计工程师职位职责:独立完成模拟电路版图模块设计、芯片集成,和后端验证。职位要求:具备3年以上模拟、混合信号集成电路的版图设计经验;熟悉Unix/Linux下的版图设计工具,熟练掌握DRC、LVS、LPE等版图验证流程;有独立完成floor planning,Analog/RF cell-,block- and chip-level layout的相关经验;有高速,和power
    mgstanley 求职招聘

    推荐内容

    可能感兴趣器件

    完成课时学习+分/次

     
    EEWorld订阅号

     
    EEWorld服务号

     
    汽车开发圈

     
    机器人开发圈

    About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版 版权声明

    站点相关: 汽车电子 智能硬件

    北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

    电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2025 EEWORLD.com.cn, Inc. All rights reserved