• 本课程为精品课,您可以登录eeworld继续观看:
  • Multilevel Logic_ Role of Kernels and Co-Kernels in Factoring
  • 登录
课程介绍
相关标签: 集成电路
A modern VLSI chip has a zillion parts -- logic, control, memory, interconnect, etc.  How do we design these complex chips?  Answer: CAD software tools.  Learn how to build thesA modern VLSI chip is a remarkably complex beast:  billions of transistors, millions of logic gates deployed for computation and control, big blocks of memory, embedded blocks of pre-designed functions designed by third parties (called “intellectual property” or IP blocks).  How do people manage to design these complicated chips?  Answer: a sequence of computer aided design (CAD) tools takes an abstract description of the chip, and refines it step-wise to a final design. This class focuses on the major design tools used in the creation of an Application Specific Integrated Circuit (ASIC) or System on Chip (SoC) design. Our focus in this first part of the course is on key Boolean logic representations that make it possible to synthesize, and to verify, the gate-level logic in these designs.  This is the first step of the design chain, as we move from logic to layout.    Our goal is for students to understand how the tools themselves work, at the level of their fundamental algorithms and data structures. Topics covered will include: Computational Boolean algebra, logic verification, and logic synthesis (2-level and multi-level).

Recommended Background

Programming experience (C, C++, Java, Python, etc.) and basic knowledge of data structures and algorithms (especially recursive algorithms).  An understanding of basic digital design:  Boolean algebra, Kmaps, gates and flip flops, finite state machine design.  Linear algebra and calculus at the level of a junior or senior in engineering.  Exposure to basic VLSI at an undergraduate level is nice -- but it’s not necessary.  We will keep the course self-contained, but students with some VLSI will be able to skip some background material.e tools in this class.

人们如何设计这些复杂的芯片?答:一系列计算机辅助设计(CAD)工具对芯片进行抽象描述,并逐步细化到最终设计。本课程主要介绍在建立特定应用集成电路(ASIC)或系统芯片(SoC)设计时所使用的主要设计工具。

显示全部 ↓
推荐视频

    猜您喜欢

    推荐帖子

    EEWORLD大学堂----直播回放: 超低功耗RSL10蓝牙SoC开发板详解
    直播回放: 超低功耗RSL10蓝牙SoC开发板详解:https://training.eeworld.com.cn/course/6056
    hi5 综合技术交流
    UPS功率因数越大越好吗
    长期以来 , 不论是 UPS的供应商还是用户 , 在UPS功率因数问题上, 一直是一个争论的焦点: 用户声言要高功率因数的 UPS, 供应商也说这个因数越大越好 , 于是厂家就尽全力去提高这个因数。到底UPS的功率因数是大了好还是小了好呢?
    frozenviolet 单片机
    刚学VHDL,有问题向大家请教!麻烦各位帮忙看看。
    请问各位,为什么我的key0_state产生下降沿的时候,dout1,dout2,dout3都可以赋值为0,可是为什么别的key_state产生下降沿,dout1,dout2,dout3却不能赋值为1,2,3,4.。。。。?请问是什么原因呢?process(clk_100,key0_state,key1_state,key2_state,key3_state, key4_state,key5_st
    jinghong21 FPGA/CPLD
    【求助】关于430程序的问题???谢谢
    #includemsp430x14x.hvoid main(void){WDTCTL=WDTPW+WDTHOLD;TACTL=TASSEL0+TACLT+MC0;CCTL0=CCIE;CCR0=16384;P3DIR|=BIT7;_EINT();while(1);//请问一下,这个语句有什么用啊!无限循环是执行那些语句?}interrupt[TIMERA0_VECTOR]void Timer_A(
    烟头小徐 微控制器 MCU
    求助!!!
    各位大侠,请问谁有ADG408模拟开关的完成八选一功能的应用电路图呢?能不能分享一下,菜鸟一个,实在是搞不明白它是怎么实现选路功能的,多谢!!!
    小桥流水0201 PCB设计
    XILINX SPARTAN-6 FPGA SP601 评估套件限时销售
    http://china.xilinx.com/products/devkits/EK-S6-SP601-G.htm销售价格249 美元!提供业界信息, 方便广大同仁
    eeleader FPGA/CPLD

    推荐内容

    热门视频更多

    可能感兴趣器件

    完成课时学习+分/次

     
    EEWorld订阅号

     
    EEWorld服务号

     
    汽车开发圈

     
    机器人开发圈

    About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版 版权声明

    站点相关: 汽车电子 智能硬件

    北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

    电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2025 EEWORLD.com.cn, Inc. All rights reserved