• 本课程为精品课,您可以登录eeworld继续观看:
  • Multilevel Logic—Controllability Don’t Cares
  • 登录
课程介绍
相关标签: 集成电路
A modern VLSI chip has a zillion parts -- logic, control, memory, interconnect, etc.  How do we design these complex chips?  Answer: CAD software tools.  Learn how to build thesA modern VLSI chip is a remarkably complex beast:  billions of transistors, millions of logic gates deployed for computation and control, big blocks of memory, embedded blocks of pre-designed functions designed by third parties (called “intellectual property” or IP blocks).  How do people manage to design these complicated chips?  Answer: a sequence of computer aided design (CAD) tools takes an abstract description of the chip, and refines it step-wise to a final design. This class focuses on the major design tools used in the creation of an Application Specific Integrated Circuit (ASIC) or System on Chip (SoC) design. Our focus in this first part of the course is on key Boolean logic representations that make it possible to synthesize, and to verify, the gate-level logic in these designs.  This is the first step of the design chain, as we move from logic to layout.    Our goal is for students to understand how the tools themselves work, at the level of their fundamental algorithms and data structures. Topics covered will include: Computational Boolean algebra, logic verification, and logic synthesis (2-level and multi-level).

Recommended Background

Programming experience (C, C++, Java, Python, etc.) and basic knowledge of data structures and algorithms (especially recursive algorithms).  An understanding of basic digital design:  Boolean algebra, Kmaps, gates and flip flops, finite state machine design.  Linear algebra and calculus at the level of a junior or senior in engineering.  Exposure to basic VLSI at an undergraduate level is nice -- but it’s not necessary.  We will keep the course self-contained, but students with some VLSI will be able to skip some background material.e tools in this class.

人们如何设计这些复杂的芯片?答:一系列计算机辅助设计(CAD)工具对芯片进行抽象描述,并逐步细化到最终设计。本课程主要介绍在建立特定应用集成电路(ASIC)或系统芯片(SoC)设计时所使用的主要设计工具。

显示全部 ↓
推荐视频

    用户评论

    暂时无评论

    猜您喜欢

    推荐帖子

    quartus 8.0综合结果不一致问题
    采用quartus 8.0,每次综合结果可能不一致,综合显示速率可达到130MHz,实际确只有100M左右,请高手指教。
    turtle_haha 嵌入式系统
    请教softice调试驱动程序的问题?
    我使用softice调试驱动时,nms能加载成功,使用ctrl+d想察看.c文件程序但打不开。使用file *系统没反应。请教高手指点!谢谢了
    wzy19970701 嵌入式系统
    提问+AD9739输出配置
    有用过AD9739的么?如何简化它的输出配置啊?
    nbc327 ADI参考电路
    关于H.264优化的问题
    本人正在做一个关于H。264编码的项目,是基于DM642平台的!!!现在想问一下都有什么优化的算法使得能D1格式的视频达到实时!谢谢了!!!
    w2008r 嵌入式系统
    ATSAM3S2C在keil中进行MALLOC操作问题
    大家好,最近用keil4学习ATSAM3S2C这款芯片,需要用malloc动态申请空间大小,但是总是调用失败,问题是该是堆栈设置太小的原因,想问下大家怎么对堆栈进行设置呢?谢谢
    mininiu5216 Microchip MCU
    请教下 pxa270 + Wince5.0 eboot flash 擦写失败问题。。 望大家指教。。。
    板子是自己做的cpu最小开发板,只有CPU+RAM+FLASH。。CPU是 PXA270, flash芯片是intel的 28F128J3A, 接到 nSC0片选。内存情况:内存:64MByte SDRAM(2片16位的SDRAM芯片组成32位接口)NOR Flash:32MByte内存(2片intel 28F128J3A 组成32位接口)测试BSP是 wince 5.0 提供的:MAINSTON
    lianyudandan WindowsCE

    推荐内容

    可能感兴趣器件

    EEWorld订阅号

    EEWorld服务号

    汽车开发圈

    About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版 版权声明

    站点相关: 汽车电子 智能硬件

    北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

    电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2023 EEWORLD.com.cn, Inc. All rights reserved