• 本课程为精品课,您可以登录eeworld继续观看:
  • Boolean Constraint Propagation (BCP) for SAT
  • 登录
课程介绍
相关标签: 集成电路
A modern VLSI chip has a zillion parts -- logic, control, memory, interconnect, etc.  How do we design these complex chips?  Answer: CAD software tools.  Learn how to build thesA modern VLSI chip is a remarkably complex beast:  billions of transistors, millions of logic gates deployed for computation and control, big blocks of memory, embedded blocks of pre-designed functions designed by third parties (called “intellectual property” or IP blocks).  How do people manage to design these complicated chips?  Answer: a sequence of computer aided design (CAD) tools takes an abstract description of the chip, and refines it step-wise to a final design. This class focuses on the major design tools used in the creation of an Application Specific Integrated Circuit (ASIC) or System on Chip (SoC) design. Our focus in this first part of the course is on key Boolean logic representations that make it possible to synthesize, and to verify, the gate-level logic in these designs.  This is the first step of the design chain, as we move from logic to layout.    Our goal is for students to understand how the tools themselves work, at the level of their fundamental algorithms and data structures. Topics covered will include: Computational Boolean algebra, logic verification, and logic synthesis (2-level and multi-level).

Recommended Background

Programming experience (C, C++, Java, Python, etc.) and basic knowledge of data structures and algorithms (especially recursive algorithms).  An understanding of basic digital design:  Boolean algebra, Kmaps, gates and flip flops, finite state machine design.  Linear algebra and calculus at the level of a junior or senior in engineering.  Exposure to basic VLSI at an undergraduate level is nice -- but it’s not necessary.  We will keep the course self-contained, but students with some VLSI will be able to skip some background material.e tools in this class.

人们如何设计这些复杂的芯片?答:一系列计算机辅助设计(CAD)工具对芯片进行抽象描述,并逐步细化到最终设计。本课程主要介绍在建立特定应用集成电路(ASIC)或系统芯片(SoC)设计时所使用的主要设计工具。

显示全部 ↓
推荐视频

    猜您喜欢

    推荐帖子

    #以拆会友#拆西数的320G移动硬盘
    [i=s] 本帖最后由 qwqwqw2088 于 2015-8-5 11:31 编辑 [/i][size=3]论坛举办[/size][url=https://bbs.eeworld.com.cn/thread-468075-1-1.html][size=3][b]#以拆会友#活动[/b][/size][/url][size=3],很不错,早就手痒痒,,,,好像是参加TI活动,论坛奖励的的移动硬盘,
    qwqwqw2088 以拆会友
    CC3200和esp32 有什么区别?都能传视频图片吗?
    CC3200和esp32 有什么区别?都能传视频图片吗?官方都开放全了资料和SDK吗?如果是你做项目,你会选择哪一款?:victory:
    ihalin 单片机
    WinCE5.0上如何编程设置任务栏"总在最前","自动隐藏","显示时间"的启用或停用?
    如题,主要是想让任务栏不要总在最前,全屏程序.并非想要直接ShowWindow(hTaskBarWnd, SW_HIDE)隐藏(这样打开"最大化"窗口时不能最大化,下面原来任务栏的地方是空白);试过修改注册表并SendMessage(hTaskBarWnd, WM_COMMAND, 0x3EA, 0),实际并没有生效,注册表修改后要重启才生效.
    yjx654321 嵌入式系统
    MSP430单片机IO引脚的宏定义
    [color=#555555][size=9pt][font=宋体]相信不少人都有在不同CPU间移植程序的经历,在移植过程中,对IO引脚的移植又占据了移植工作的大部分。那么,是否能在编码过程中采用一种较好的方法来减少将来移植中的工作量呢?[/font][font=宋体]假设MSP430单片机的P40,P41,P42分别接在I2C的WP,SCK,SDL引脚上。通常,你可能会最先想到下面这种办法:[/
    tiankai001 微控制器 MCU
    驱动程序编译错误,帮我看看是什么错误?
    我的一个代码如下:......#include "s2440.h"......volatile IOPreg*s2440IOP = (IOPreg *)IOP_BASE;volatile INTreg*s2440INT = (INTreg *)INT_BASE;void Virtual_Alloc(){s2440IOP = (volatile IOPreg *) VirtualAlloc(0,si
    yoyo8592 嵌入式系统
    51单片机红外解码问题!麻烦大神指教一下!!!
    #include//包含单片机寄存器的头文件sbit IR=P3^2;//将IR位定义为P3.2引脚sbit BEEP = P3^6; //蜂鸣器控制端口P36sbit led = P1^1;#define uchar unsigned char#define uint unsigned intuchar a[4],m,n,p,t,num;//储存用户码、用户反码与键数据码、键数据反码uint L
    p7885572 51单片机

    推荐内容

    热门视频更多

    可能感兴趣器件

    完成课时学习+分/次

     
    EEWorld订阅号

     
    EEWorld服务号

     
    汽车开发圈

     
    机器人开发圈

    About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版 版权声明

    站点相关: 汽车电子 智能硬件

    北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

    电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2025 EEWORLD.com.cn, Inc. All rights reserved