• 本课程为精品课,您可以登录eeworld继续观看:
  • Multilevel Logic_ Algebraic Model for Factoring
  • 登录
课程介绍
相关标签: 集成电路
A modern VLSI chip has a zillion parts -- logic, control, memory, interconnect, etc.  How do we design these complex chips?  Answer: CAD software tools.  Learn how to build thesA modern VLSI chip is a remarkably complex beast:  billions of transistors, millions of logic gates deployed for computation and control, big blocks of memory, embedded blocks of pre-designed functions designed by third parties (called “intellectual property” or IP blocks).  How do people manage to design these complicated chips?  Answer: a sequence of computer aided design (CAD) tools takes an abstract description of the chip, and refines it step-wise to a final design. This class focuses on the major design tools used in the creation of an Application Specific Integrated Circuit (ASIC) or System on Chip (SoC) design. Our focus in this first part of the course is on key Boolean logic representations that make it possible to synthesize, and to verify, the gate-level logic in these designs.  This is the first step of the design chain, as we move from logic to layout.    Our goal is for students to understand how the tools themselves work, at the level of their fundamental algorithms and data structures. Topics covered will include: Computational Boolean algebra, logic verification, and logic synthesis (2-level and multi-level).

Recommended Background

Programming experience (C, C++, Java, Python, etc.) and basic knowledge of data structures and algorithms (especially recursive algorithms).  An understanding of basic digital design:  Boolean algebra, Kmaps, gates and flip flops, finite state machine design.  Linear algebra and calculus at the level of a junior or senior in engineering.  Exposure to basic VLSI at an undergraduate level is nice -- but it’s not necessary.  We will keep the course self-contained, but students with some VLSI will be able to skip some background material.e tools in this class.

人们如何设计这些复杂的芯片?答:一系列计算机辅助设计(CAD)工具对芯片进行抽象描述,并逐步细化到最终设计。本课程主要介绍在建立特定应用集成电路(ASIC)或系统芯片(SoC)设计时所使用的主要设计工具。

显示全部 ↓
推荐视频

    用户评论

    暂时无评论

    猜您喜欢

    推荐帖子

    历年全国电子大赛试题
    [i=s] 本帖最后由 paulhyde 于 2014-9-15 04:07 编辑 [/i]历年全国电子大赛试题,从别的地方找的,也不知道咱们坛子里有没有,先放这儿。改天做一下分析[[i] 本帖最后由 jishuaihu 于 2010-12-16 08:58 编辑 [/i]]
    jishuaihu 电子竞赛
    转:硬件工程师面试试题
    转的咱的坛子上的一个帖子,不错,非常感谢
    superwangyang DSP 与 ARM 处理器
    ucosII在stm32的疑问,困扰许久
    任务切换是通过产生一个PendSV中断,在中断服务程序中实现的。进入中断时保存了近一半的寄存器的值。我的理解是应该把这些值保存到任务堆栈中,但下面的代码并没有体现出。我很困惑,这些寄存器的值究竟保存在什么地方,与任务的堆栈的是否有关系?困扰许久,跪求高人指点 OS_CPU_PendSVHandlerCPSID I ; Prevent interruption during context swit
    li6915645 实时操作系统RTOS
    分享一下整合的SensorTile固件库,方便大家看SDK
    [i=s] 本帖最后由 strong161 于 2017-2-10 14:23 编辑 [/i][size=4]SensorTile功能强大,万能ST也够强大的,推了5个固件包,其实大家也都知道SDK里面基本上全是重复的文件,先前想把5个组合到一起,直接拷到一起竟然发现都编译通不过,所以一直都是单个单个的学习的,后来仔细对比才现了问题所在,其实差别就是一个文件时钟定义上面。V1.2.0里面是通过两个
    strong161 MEMS传感器
    [求助]求高人帮我看下程序
    ;--------------------------------------------------------------------------;[H1+H2]+[ADR]+[CMD]+[CRC];[L1+L2]+[ID]+[TEM_1]+[TEM_2]+[TEM_3]+[TEM_4]+[TEM_5]+[DOOR];--------------------------------------
    chinafeibaby 嵌入式系统
    在Mbed中添加STM32F469-Disco开发板
    前些天,Mbed的网站曾经短时间放出过STM32F469-Disco的链接,但是很快就消失了。其实网页还在,只是没有放在列表中,我们只要输入下面网址就可以看到开发板相关的说明。[url=https://developer.mbed.org/platforms/ST-Discovery-F469NI/]https://developer.mbed.org/platforms/ST-Discovery
    dcexpert stm32/stm8

    推荐内容

    可能感兴趣器件

    EEWorld订阅号

    EEWorld服务号

    汽车开发圈

    About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版 版权声明

    站点相关: 汽车电子 智能硬件

    北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

    电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2025 EEWORLD.com.cn, Inc. All rights reserved