• 本课程为精品课,您可以登录eeworld继续观看:
  • Computational Boolean Algebra_ Recursive Tautology
  • 登录
课程介绍
相关标签: 集成电路
A modern VLSI chip has a zillion parts -- logic, control, memory, interconnect, etc.  How do we design these complex chips?  Answer: CAD software tools.  Learn how to build thesA modern VLSI chip is a remarkably complex beast:  billions of transistors, millions of logic gates deployed for computation and control, big blocks of memory, embedded blocks of pre-designed functions designed by third parties (called “intellectual property” or IP blocks).  How do people manage to design these complicated chips?  Answer: a sequence of computer aided design (CAD) tools takes an abstract description of the chip, and refines it step-wise to a final design. This class focuses on the major design tools used in the creation of an Application Specific Integrated Circuit (ASIC) or System on Chip (SoC) design. Our focus in this first part of the course is on key Boolean logic representations that make it possible to synthesize, and to verify, the gate-level logic in these designs.  This is the first step of the design chain, as we move from logic to layout.    Our goal is for students to understand how the tools themselves work, at the level of their fundamental algorithms and data structures. Topics covered will include: Computational Boolean algebra, logic verification, and logic synthesis (2-level and multi-level).

Recommended Background

Programming experience (C, C++, Java, Python, etc.) and basic knowledge of data structures and algorithms (especially recursive algorithms).  An understanding of basic digital design:  Boolean algebra, Kmaps, gates and flip flops, finite state machine design.  Linear algebra and calculus at the level of a junior or senior in engineering.  Exposure to basic VLSI at an undergraduate level is nice -- but it’s not necessary.  We will keep the course self-contained, but students with some VLSI will be able to skip some background material.e tools in this class.

人们如何设计这些复杂的芯片?答:一系列计算机辅助设计(CAD)工具对芯片进行抽象描述,并逐步细化到最终设计。本课程主要介绍在建立特定应用集成电路(ASIC)或系统芯片(SoC)设计时所使用的主要设计工具。

显示全部 ↓
推荐视频

    猜您喜欢

    推荐帖子

    MSP430F5438A时钟的设置
    [i=s] 本帖最后由 fish001 于 2018-8-6 21:56 编辑 [/i]使用MSP430F5438A,XT2外接25MHz晶振,编写时钟驱动程序,不能正常工作,现将此代码粘贴出来。这段代码将MCLK、SMCLK和ACLK都设置为XT2,已达到性能的最优化。其关键代码均以做了解释。但是,此程序不能正常工作,仔细查看TI官方手册,问题出现在CPU内部VCore没有正确设置。MSP430
    fish001 微控制器 MCU
    LCD字符显示错位
    用的是sharp5.7的屏 320*240分辨率 字库是16*8的 在uboot里添加了对LCD的驱动 而且上电后可以看到LOGO 显示正常但是LOGO下方的输出信息字符错位例如:字符B->B的两个竖杠会往右偏移 而B的上中下横杠是位置不变的同时当我每隔一个空绘制一个点的时候 LCD显示出来的是每两个点之间有两个空还有当我输出“B B B B”时 第一个B的两个竖杠往右移一位 第二个B的两个竖杠往
    傻砖头 嵌入式系统
    系统启动后液晶屏不显示桌面
    PXA270的开发板,原来系统正常,但液晶屏的某个焊点有问题,液晶屏不断闪烁,被老板拿走重新焊过以后就看不到系统启动画面了,但是液晶屏还是能点亮。重新下载了NK,从DEBUG输出的信息看系统ms是启动正常的,最后输出NdisPower:: Successfully register for notification。Target control调进程出来看也是正常的,ActiveSync也可以连接
    niyuping2007 嵌入式系统
    nios ii SPI slave模式的问题
    我需要将两块板子连接进行spi通信,于是生成了个带slave模式spi的nios处理器,将sof文件下载进板子后,只要将接线接上那3个连着slave spi输入的gpio口(SS_N,SCLK,MOSI)就会有无规律的信号跳变,导致时序错乱,这个时候还没有run代码呢。请问可能有哪里出了问题?另一个板子master模式没有这个问题。或者各位大大有没有什么nios实例是能实现两块板子间数据通讯的?万
    truefrank FPGA/CPLD
    单片机串口中断和定时中断同时使用的显示问题
    #include#include#define ucharunsigned char#define uintunsigned intsbit RS = P3^5 ;sbit RW = P3^6 ;sbit EN = P3^7 ;sbit BUSY = P2^7;sbit LED = P0^0;sbit zhendong = P0^1;sbit spk = P0^2;sbit k1 = P0^3;s
    30419089 51单片机

    推荐内容

    可能感兴趣器件

    完成课时学习+分/次

     
    EEWorld订阅号

     
    EEWorld服务号

     
    汽车开发圈

     
    机器人开发圈

    About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版 版权声明

    站点相关: 汽车电子 智能硬件

    北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

    电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2025 EEWORLD.com.cn, Inc. All rights reserved