• 本课程为精品课,您可以登录eeworld继续观看:
  • Computational Boolean Algebra_ Recursive Tautology
  • 登录
课程介绍
相关标签: 集成电路
A modern VLSI chip has a zillion parts -- logic, control, memory, interconnect, etc.  How do we design these complex chips?  Answer: CAD software tools.  Learn how to build thesA modern VLSI chip is a remarkably complex beast:  billions of transistors, millions of logic gates deployed for computation and control, big blocks of memory, embedded blocks of pre-designed functions designed by third parties (called “intellectual property” or IP blocks).  How do people manage to design these complicated chips?  Answer: a sequence of computer aided design (CAD) tools takes an abstract description of the chip, and refines it step-wise to a final design. This class focuses on the major design tools used in the creation of an Application Specific Integrated Circuit (ASIC) or System on Chip (SoC) design. Our focus in this first part of the course is on key Boolean logic representations that make it possible to synthesize, and to verify, the gate-level logic in these designs.  This is the first step of the design chain, as we move from logic to layout.    Our goal is for students to understand how the tools themselves work, at the level of their fundamental algorithms and data structures. Topics covered will include: Computational Boolean algebra, logic verification, and logic synthesis (2-level and multi-level).

Recommended Background

Programming experience (C, C++, Java, Python, etc.) and basic knowledge of data structures and algorithms (especially recursive algorithms).  An understanding of basic digital design:  Boolean algebra, Kmaps, gates and flip flops, finite state machine design.  Linear algebra and calculus at the level of a junior or senior in engineering.  Exposure to basic VLSI at an undergraduate level is nice -- but it’s not necessary.  We will keep the course self-contained, but students with some VLSI will be able to skip some background material.e tools in this class.

人们如何设计这些复杂的芯片?答:一系列计算机辅助设计(CAD)工具对芯片进行抽象描述,并逐步细化到最终设计。本课程主要介绍在建立特定应用集成电路(ASIC)或系统芯片(SoC)设计时所使用的主要设计工具。

显示全部 ↓
推荐视频

    猜您喜欢

    推荐帖子

    新书封面定型了!!!
    [color=#333333][font=Arial, Helvetica, sans-serif, 脣脦脤氓][size=12px]上次出版社给了两个选择方案,得到了广大网友的肯定,同时也收到了很多网友的建议和意见。我跟出版社在综合各种建议和意见的基础上重新编辑并选择了封面,这次是定型后的封面了,希望大家能够喜欢,也非常感谢给出建议和意见的各位网友。[/size][/font][/color][
    coyoo FPGA/CPLD
    5.5V 4A问题请教/
    5.5V 4A,4A的时候带不到5.5V不过调了电压采样的电阻好像没有用,效率也有点低六级能效还差6个点,原本电感感量是1mH,电感磨气隙到2mH求大神解决。
    王智体 模拟与混合信号
    LM3S811库函数使用
    IntEnable()里面的参数是什么 怎么用的手册上好像没说:Sad:
    淮海的大学 微控制器 MCU
    【汇总】德仪MSP430视频
    [b]MSP430Ware 入门介绍[/b][align=left][color=rgb(0, 0, 0)][font=Helvetica, Arial, sans-serif]较以往其他版本,德州仪器 IDE CCS V5.1 程序更加简练有效,运行更加快捷,开发环境也更加直观。这里将着重介绍CCS v5.1一个新的组成部份- TI资源管理器(TI Resource Explorer)。TI资源
    wstt 微控制器 MCU
    DSP程序烧写问题
    烧DSP程序时,出现下面的错误“Does not match the target endianness,not loaded. Check build ptions, or use the setup program.”各位大神,这要怎么解决啊???
    xxhhzz DSP 与 ARM 处理器
    TI C6000中各种数据类型的定义
    [i=s] 本帖最后由 Aguilera 于 2018-3-11 18:23 编辑 [/i][align=left][align=left]TI C6000DSP/BIOS中的匈牙利记法为:[/align][align=left]  Sm开头的表示8-bit类型;[/align][align=left]Md开头的表示16-bit类型;[/align][align=left]Lg开头的表示32-bi
    Aguilera 微控制器 MCU

    推荐内容

    可能感兴趣器件

    完成课时学习+分/次

     
    EEWorld订阅号

     
    EEWorld服务号

     
    汽车开发圈

     
    机器人开发圈

    About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版 版权声明

    站点相关: 汽车电子 智能硬件

    北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

    电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2025 EEWORLD.com.cn, Inc. All rights reserved