• 本课程为精品课,您可以登录eeworld继续观看:
  • Multilevel Logic—Satisfiability Don’t Cares
  • 登录
课程介绍
相关标签: 集成电路
A modern VLSI chip has a zillion parts -- logic, control, memory, interconnect, etc.  How do we design these complex chips?  Answer: CAD software tools.  Learn how to build thesA modern VLSI chip is a remarkably complex beast:  billions of transistors, millions of logic gates deployed for computation and control, big blocks of memory, embedded blocks of pre-designed functions designed by third parties (called “intellectual property” or IP blocks).  How do people manage to design these complicated chips?  Answer: a sequence of computer aided design (CAD) tools takes an abstract description of the chip, and refines it step-wise to a final design. This class focuses on the major design tools used in the creation of an Application Specific Integrated Circuit (ASIC) or System on Chip (SoC) design. Our focus in this first part of the course is on key Boolean logic representations that make it possible to synthesize, and to verify, the gate-level logic in these designs.  This is the first step of the design chain, as we move from logic to layout.    Our goal is for students to understand how the tools themselves work, at the level of their fundamental algorithms and data structures. Topics covered will include: Computational Boolean algebra, logic verification, and logic synthesis (2-level and multi-level).

Recommended Background

Programming experience (C, C++, Java, Python, etc.) and basic knowledge of data structures and algorithms (especially recursive algorithms).  An understanding of basic digital design:  Boolean algebra, Kmaps, gates and flip flops, finite state machine design.  Linear algebra and calculus at the level of a junior or senior in engineering.  Exposure to basic VLSI at an undergraduate level is nice -- but it’s not necessary.  We will keep the course self-contained, but students with some VLSI will be able to skip some background material.e tools in this class.

人们如何设计这些复杂的芯片?答:一系列计算机辅助设计(CAD)工具对芯片进行抽象描述,并逐步细化到最终设计。本课程主要介绍在建立特定应用集成电路(ASIC)或系统芯片(SoC)设计时所使用的主要设计工具。

显示全部 ↓
推荐视频

    猜您喜欢

    推荐帖子

    第一款ARM Cortex-A57处理器成功流片
    [p=25, null, left][color=rgb(51, 51, 51)]ARM和台积电今天共同宣布他们的第一款ARM Cortex-A57处理器已经完成流片。这款新的处理器是第一款采用台积电的FinFET技术,并且以16nm工艺制程生产的。这使得Cortex-A57成为了ARM旗下性能最高的产品,也会兼容未来的移动电话和企业级计算设备。[/color][/p][p=25, null, l
    wstt ARM技术
    路由密码初始化
    路由密码被某人改 啦,我想把路由reset,但不能啊5555我差了各种资料,结果还是不行情况是这样地:我在的局域网里有五六台机子,用了两个路由,一个是fast,一个是tp-link。其中从fast引出一条连接tp_link,(fast是主)。有人会说,直接把路由reset,我已经试过了,还是不行。。。。最后我出了狠招,把其余的网线全拔啦,只留我的网线。由于要恢复fast密码,我只好用它了。重新re
    peakingchen 嵌入式系统
    UART是什么串口??
    串口通信的两种最基本的方式:同步串行通信方式和异步串行通信方式。同步串行是指SPI(Serial Peripheral interface)的缩写,顾名思义就是串行外围设备接口。SPI总线系统是一种同步串行外设接口,它可以使MCU与各种外围设备以串行方式进行通信以交换信息,TRM450是SPI接口。异步串行是指UART(Universal Asynchronous Receiver/Transmi
    fish001 微控制器 MCU
    AD7746最小能测量多大的电容
    各位大神,大牛,求助:看AD7746数据手册,输入范围是正负4pF,但我的电容传感器输出是零点几pF,AD7746能测出来吗?
    zhangyao7751 ADI 工业技术
    读好书《运算放大器参数解析与LTspice应用仿真》01LTspice的安装与示例运行
    感谢论坛提供这个机会让我深入学习一下LTspice。平时工作中也会用到LTspice,但是还未认真学习。安装LTspiceLTspice可以到ADI官网下载,链接https://www.analog.com/cn/design-center/design-tools-and-calculators/ltspice-simulator.html。在下载页面同时提供了入门手册以及快捷键操作,已经作为附
    nemo1991 模拟电子
    总线复位、关闭外部时钟!
    硬件:s3c2410很多总线都是使用2410的分频时钟,当我把总线的相关寄存器设置好之后,关闭时钟,寄存器的设置是否会丢失!总线怎么复位!谢谢
    jiashengit 嵌入式系统

    推荐内容

    可能感兴趣器件

    完成课时学习+分/次

     
    EEWorld订阅号

     
    EEWorld服务号

     
    汽车开发圈

     
    机器人开发圈

    About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版 版权声明

    站点相关: 汽车电子 智能硬件

    北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

    电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2025 EEWORLD.com.cn, Inc. All rights reserved