• 本课程为精品课,您可以登录eeworld继续观看:
  • (a) CAPACITOR CIRCUIT CONDUCTORS - 240.4(G) AND TABLE 240.4(G)
  • 登录
课程介绍
相关标签: 电子系统
Switchboards are designed with busbars for fuses or circuit breakers that are used for protecting and supplying feeders and branch circuits. Panelboards are designed with a permanently installed main circuit breaker or single set of fuses for disconnecting the number of circuit breakers or fuseholders installed to protect and supply feeders or branch circuits.

SUPPORT AND ARRANGEMENT OF BUSBARS AND CONDUCTORS
408.3

Busbars shall be held firmly in place in the enclosure and shall be arranged in such a way to allow adequate space for conductors to be terminated. Busbars shall be sized with enough capacity to handle the normal currents in amps of the electrical system. In addition, they shall carry safely any type of short-circuit or ground-fault condition.

CONDUCTORS AND BUSBARS ON A SWITCHBOARD OR PANELBOARD
408.3(A)

Conductors and busbars on a switchboard, panelboard, or control board shall be so located as to be free from physical damage. Service sections of such boards shall be separated from the other electrical components. These components shall be properly secured in an approved manner. 

Note, conductors entering a certain section shall terminate in such section, except where it is not practical for control, interconnecting conductors, or other conditions of use.

OVERHEATING AND INDUCTIVE HEATING
408.3(B)

The arrangement of busbars and conductors shall be such as to avoid overheating due to inductive effects. The inductive effect of each conductor is neutralized when grouping all conductors together. To accomplish the minimizing of heating effects, the ungrounded (phase) conductors, grounded (neutral) conductors, and equipment grounding conductors, where used, shall be in the same enclosure, raceway, cable, cord, etc. (See Figure 7-1)

显示全部 ↓
推荐视频

    猜您喜欢

    推荐帖子

    毕业设计求指导
    选了一个FPGA的题目,题目是基于FPGA的多路高速信息采集系统,主要功能是实时同步采集24路信号,并通过以太网发射。在做的时候遇到了一些问题,想请教大神们。采用12片LTC1407A采集数据,需要存储24路信号,我想用FIFO来缓存,是用异步FIFO还是同步FIFO?如何将这24路数据存入FIFO,不影响AD转换,感觉一片FIFO无法实现呀。。。求解!
    pplcyls FPGA/CPLD
    FPGA_100天之旅_按键消抖.pdf
    FPGA_100天之旅_按键消抖.pdf
    zxopenljx FPGA/CPLD
    您学习UCOS的目的和对UCOS板块的意见和期望
    算是调查吧,呵呵。如题,请提出您的UCOS板块的意见和期望!希望这个板块能够火上去,离不开大家的支持。大家想想办法!:handshake
    llpanda 实时操作系统RTOS
    Altium designer summer 09安装到破解步骤2生成不了alf文件,哪位高手指点一下
    ADS9 安装后 进行破解,第二步生成不了alf文件,求高手指点一下,我的是win7系统,破解是关了杀毒了,路径都是英文的。请问还有哪个地方出错么?破解都是按说明安装的。
    congshan5923 PCB设计
    为什么波形是这样的呢?
    [i=s] 本帖最后由 wolfcan 于 2016-5-18 21:45 编辑 [/i]首先谢谢各位老师帮忙看我的帖子;小弟前段时间把画好的功率变换器的板子打出来了,都焊好了器件;做测试的时候,有一路IR2102的高端输出波形是这样的,MOS管怎么也打不开,没有电流通过,如图1;其他两路是没有问题的,测了波形正常,也有电流通过MOS管,这三路电路都是一样的,局部图都是如图2所示;所以请教各位老师
    wolfcan PCB设计
    关于STM32引脚设置为输出后死机的求助
    各位高人,我们使用的STM32F103RB,当B口的15引脚配置为输出后(不管是推挽还是开漏),立即死机。而B口的8-14脚则没有这个情况,可以随意配置为推挽输出或是开漏输出。当然,设置为输入则不会死,但是15脚是我们的一个LCD的数据线中的一根,必须配置成输出口,其它的7根是B口的8-14脚。我们的CPU由于封装资料搞错,偏大,后用细铜线重新焊接上,不知这是否有些影响,但是无法解释为何单单15脚
    过云雨 stm32/stm8

    推荐内容

    可能感兴趣器件

    完成课时学习+分/次

     
    EEWorld订阅号

     
    EEWorld服务号

     
    汽车开发圈

     
    机器人开发圈

    About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版 版权声明

    站点相关: 汽车电子 智能硬件

    北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

    电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2025 EEWORLD.com.cn, Inc. All rights reserved