• 本课程为精品课,您可以登录eeworld继续观看:
  • (a) APPLYING BOTH DERATING FACTORS TABLE 310.15(C)(1) AND TABLES 310.15(B)(1) AND (B)(2)​​​​​​
  • 登录
课程介绍
相关标签: 电子系统
Switchboards are designed with busbars for fuses or circuit breakers that are used for protecting and supplying feeders and branch circuits. Panelboards are designed with a permanently installed main circuit breaker or single set of fuses for disconnecting the number of circuit breakers or fuseholders installed to protect and supply feeders or branch circuits.

SUPPORT AND ARRANGEMENT OF BUSBARS AND CONDUCTORS
408.3

Busbars shall be held firmly in place in the enclosure and shall be arranged in such a way to allow adequate space for conductors to be terminated. Busbars shall be sized with enough capacity to handle the normal currents in amps of the electrical system. In addition, they shall carry safely any type of short-circuit or ground-fault condition.

CONDUCTORS AND BUSBARS ON A SWITCHBOARD OR PANELBOARD
408.3(A)

Conductors and busbars on a switchboard, panelboard, or control board shall be so located as to be free from physical damage. Service sections of such boards shall be separated from the other electrical components. These components shall be properly secured in an approved manner. 

Note, conductors entering a certain section shall terminate in such section, except where it is not practical for control, interconnecting conductors, or other conditions of use.

OVERHEATING AND INDUCTIVE HEATING
408.3(B)

The arrangement of busbars and conductors shall be such as to avoid overheating due to inductive effects. The inductive effect of each conductor is neutralized when grouping all conductors together. To accomplish the minimizing of heating effects, the ungrounded (phase) conductors, grounded (neutral) conductors, and equipment grounding conductors, where used, shall be in the same enclosure, raceway, cable, cord, etc. (See Figure 7-1)

显示全部 ↓
推荐视频

    猜您喜欢

    推荐帖子

    DDR3 IP核例化求指导
    原理图上有3个DDR3颗粒,其中两个输出16位数据,余下的一个输出8位数据。这3个DDR3是共用地址线还有控制信号。想知道在例化的时候应该怎么设置,特别是数据位。我这里用的是Altera DDR3 IP core with uniPHY,硬核有MPFE。是直接把输出数据位设成40位(使能ECC),还是说需要通过MPFE设置3个port来控制三个DDR3颗粒?刚开始做,不是很清楚,求大家帮助啊!谢谢
    robertslyh FPGA/CPLD
    步进电机!!!!!!!!!!!!
    步进电机!!!!!!!!!!!!!!!!!!!!1
    YYWEI 单片机
    [HPM-DIY]伪3D游戏doom移植到hpm6750
    《毁灭战士4》(《DOOM》)是id Software制作、Bethesda公司发行的一款第一人称射击类游戏,在PS4、XBOXONE、PC、Nintendo Switch上发售。2016年12月2日,该作品获得TGA 2016最佳配乐、声效、最佳动作游戏奖。doom已经发展到了第四集doom4,目前有doom1 doom2 doom3 doom4。doom是一款伪3D游戏,对于MCU的性能和资源
    RCSN 国产芯片交流
    xilinx加载后如何复位?
    xilinx的FPGA比如spartan3如何实现程序加载后自己复位,即将整个FPGA的寄存器赋初始值?即顶层模块的复位输入rst,加载后是低,一段时间后自动起来查了下,貌似有个原语操作,可以实现此功能
    eeleader-mcu FPGA/CPLD
    使用IP4_ADDR(ipaddr, a,b,c,d)出现无效声明
    使用LWIP中RAW API接口编程,在设置本地IP时,出现如下错误:请问是我使用格式有问题吗?应该怎么修改呢?
    荔枝星球宇航员 编程基础

    推荐内容

    可能感兴趣器件

    完成课时学习+分/次

     
    EEWorld订阅号

     
    EEWorld服务号

     
    汽车开发圈

     
    机器人开发圈

    About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版 版权声明

    站点相关: 汽车电子 智能硬件

    北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

    电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2025 EEWORLD.com.cn, Inc. All rights reserved